

# Selective Deposition of High-k Capping Layer on MoS<sub>2</sub> Field Effect Transistors by Using Graphene Electrodes

Shih-Chi Yang<sup>1\*</sup>, Che-Hsuan Cheng<sup>2</sup>, Chun-Yuan Hsueh<sup>1</sup>, and Si-Chen Lee<sup>1</sup>

<sup>1</sup>Graduate Institute of Electronics Engineering, National Taiwan University, Taipei City, Taiwan, R.O.C

<sup>2</sup>Institute of Atomic and Molecular Sciences, Academia Sinica, Taipei City, Taiwan, R.O.C

corresponding author: [r01943059@ntu.edu.tw](mailto:r01943059@ntu.edu.tw)

## Abstract

It is demonstrated that capping high-k layer on MoS<sub>2</sub> FETs can strongly dampen the Coulombic scattering of charge carriers due to the dielectric constant mismatch between nanoscale channel material and the high-k dielectric<sup>1</sup>. Meanwhile, high-k materials deposited by Atomic Layer Deposition (ALD) exhibit the best electronic properties. However, the photoresist used in lithography process could seriously contaminate the MoS<sub>2</sub> channel during the patterning of high-k material. Moreover, it is also impossible to use common shadow mask to prevent high-k material from depositing on the metallic electrodes in the ALD process owing to its growing mechanism. In this work, we demonstrated a new method in which graphene was chosen as the electrode material, where ALD materials were difficult to deposit on top.


**Figure 1** illustrates the schematic flow of the fabrication process of our devices. Few-layer MoS<sub>2</sub> flakes were mechanically exfoliated by the classical scotch-tape technique and transferred to a heavily doped silicon substrate capped with 300 nm SiO<sub>2</sub>. We used the heavily doped silicon substrate as the bottom gate. The best candidate of flakes was chosen by optical microscopy (**Fig. 2a**) and its thickness was checked by AFM (**Fig. 2b**). A layer thickness in the range of 6–12 nm would be ideal.<sup>2</sup> Then, two few-layer graphene flakes serving as source and drain were transferred to the target position on top of the MoS<sub>2</sub> by PDMS stamping, which is an all-dry method.<sup>3</sup> After the transfer process, two-step annealing was conducted. First, the devices were annealed at 200°C in an Ar atmosphere for 2h (100 sccm) to remove residue. Secondly, the devices were annealed at 120 °C for up to 20 h in high vacuum (~10<sup>-7</sup> torr) before measurement. It is believed that in situ vacuum annealing can dope devices and significantly reduce Schottky barrier height and contact resistance<sup>4</sup>. High-k materials are difficult to deposit on pristine graphene by ALD because of its perfect symmetry and strong global  $\pi$  bond.<sup>5,6</sup> On the contrary, there is a small window to deposit high-k material on MoS<sub>2</sub> by ALD if we select appropriate growth temperature, purge time, and pause time.<sup>6</sup> Therefore, a 20 nm ALD-Al<sub>2</sub>O<sub>3</sub> layer was deposited on MoS<sub>2</sub> surface at 200 °C without any resist. The graphene electrodes wouldn't be capped by Al<sub>2</sub>O<sub>3</sub> thanks to its selectivity.

The transfer ( $I_d$ - $V_g$ ) and output I-V characteristics ( $I_d$ - $V_d$ ) of the device are shown in **Fig.3**. It is fairly clear that the graphene is not capped by Al<sub>2</sub>O<sub>3</sub>. The device shows n-type conduction. The field effect mobility and  $I_{on}/I_{off}$  of the device before ALD deposition are about 1.81 cm<sup>2</sup> V<sup>-1</sup>s<sup>-1</sup> and 10<sup>3.5</sup>(**Fig. 3a**), respectively. After Al<sub>2</sub>O<sub>3</sub> deposition, the field effect mobility and  $I_{on}/I_{off}$  of the device are enhanced to 13 cm<sup>2</sup> V<sup>-1</sup>s<sup>-1</sup> and 10<sup>5</sup>. (**Fig. 3b**) This significant enhancement of device performance can be attributed to the dielectric engineering of Al<sub>2</sub>O<sub>3</sub>, which helps screening the Coulombic scattering of carriers. Also, the optimized thickness helps striking the balance between Thomas-Fermi charge screening and interlayer coupling according to the resist network model<sup>7</sup>, so that this mobility value is three times higher than the MoS<sub>2</sub> FETs with graphene electrodes in previous literature.<sup>8</sup> In addition, the output I-V characteristics (**Fig. 3d**) display linear and saturation regions in low and high  $V_d$  ranges, respectively. The linear part is attributed to the quasi-ohmic contact between MoS<sub>2</sub> and graphene, while the saturation arises from the channel pinch-off.


In conclusion, MoS<sub>2</sub> FETs using graphene as electrodes shows excellent electronic properties: current on/off ratio (~10<sup>5</sup>) and a field effect mobility of ~13 cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup>. ALD-Al<sub>2</sub>O<sub>3</sub> capping can not only enhance the mobility but offer relatively dense passivation. Besides, water molecules adsorbed on the surface of MoS<sub>2</sub> before passivation can be removed since water is the precursor in the growth process of ALD. More importantly, with graphene as the electrodes, the selective growth of ALD-Al<sub>2</sub>O<sub>3</sub> between MoS<sub>2</sub> and graphene provides a resist-free passivation process, which can eliminate the possibility of contamination from resist.

## References

- [1] Jena, D.; Kona, A. Phys. Rev. Lett. **2007**, 98, 136805.
- [2] Das, S.; Chen, H. Y.; Penumatcha, A. V.; Appenzeller J. Nano Lett. **2013**, 1, 100-105.
- [3] Castellanos-Gomez, A.; Buscema, M.; van der Zant, H. J.; Steele, G. **2013**.
- [4] Baugher, B. W. H.; Churchill, H. O. H.; Yang, Y.; Jarillo-Herrero, P. *Nano Lett.* **2013**, 13, 4212-4216.
- [5] Wang, X.; Tabakman, S. M.; Dai, H. J. Am. Chem. Soc. **2008**, 130, 8152.
- [6] Liu, H.; Xu, K.; Zhang, X.; Ye, P. D. Appl. Phys. Lett. **2012**, 100, 152115.
- [7] Das, S.; Appenzeller, J. Phys. Status Solidi Rapid Res. Lett. **2013**, 7, 268–273.
- [8] Yoon, J.; Park, W.; Bae, G. Y.; Kim, Y.; Jang, H. S.; Hyun, Y.; Lim, S. K.; Kahng, Y. H.; Hong, W. K.; Lee, B. H. Small **2013**, 10.1002/smll.201300134







**Fig. 1** Schematic fabrication process of  $\text{MoS}_2$ FET with graphene electrode.



**Fig. 2 (a)** The OM image of  $\text{MoS}_2$  FET device.



**(b)** AFM line profile of  $\text{MoS}_2$



**Fig. 3 (a)(c)** Transfer and Output characteristics of  $\text{MoS}_2$  FET before ALD deposition  
**(b)(d)** Transfer and Output characteristics of  $\text{MoS}_2$  FET after ALD deposition